# Modular Extension of Domain-specific Languages

Thomas Degueule Software Analysis & Transformation CWI

https://tdegueul.github.io

CWI Scientific Meeting 24 November 2017



#### Foreword

- Joint work with the DiverSE group @ Inria
- CWI—Inria associate team Agile Language Engineering (ALE)

# Revisiting Visitors for Modular Extension of Executable DSMLs



Manuel Leduc University of Rennes 1 France manuel.leduc@irisa.fr


Thomas Degueule CWI The Netherlands degueule@cwi.nl Benoit Combemale University of Rennes 1 France benoit.combemale@irisa.fr Tijs van der Storm CWI & U of Groningen The Netherlands storm@cwi.nl

Olivier Barais University of Rennes 1 France olivier.barais@irisa.fr



20<sup>th</sup> ACM/IEEE International Conference on Model-driven Engineering Languages and Systems







Node-RED Wiring the Internet of Things

library IEEE; use IEEE.std\_logic\_1164.all; -- this is the entity entity ANDGATE is port ( I1 : in std\_logic; I2 : in std\_logic; 0 : **out** std\_logic); end entity ANDGATE; -- this is the architecture architecture RTL of ANDGATE is begin  $0 \leq I1$  and I2; end architecture RTL;


#### VHDL Hardware Description Language



Scratch Programming for Kids




Capella Systems Engineering Language




Abstract Syntax






Abstract Syntax




Concrete Syntax






Abstract Syntax

```
step(State s, String evt) {
  val next = s.outgoing.filter[event == evt]
  if (next.size == 0)
    throw new DeadlockException
  if (next.size > 1)
    throw new IndeterminismException
  next.head.fire()
}
```



Concrete Syntax






Abstract Syntax


```
step(State s, String evt) {
  val next = s.outgoing.filter[event == evt]
  if (next.size == 0)
    throw new DeadlockException
  if (next.size > 1)
    throw new IndeterminismException
  next.head.fire()
}
```







```
step(State s, String evt) {
  val next = s.outgoing.filter[event == evt]
  if (next.size == 0)
    throw new DeadlockException
  if (next.size > 1)
    throw new IndeterminismException
  next.head.fire()
}
```









Abstract Syntax

```
step(State s, String evt) {
  val next = s.outgoing.filter[event == evt]
  if (next.size == 0)
    throw new DeadlockException
  if (next.size > 1)
    throw new IndeterminismException
  next.head.fire()
}
```

**Execution Semantics** 


```
pretty-print(State s) {
    print("State " + s.name)
    print("Transitions:")
    for (t in s.transitions)
        pretty-print(t)
}
```

**Printing Semantics** 


class Machine { List<State> states; [...] }
class State { String name; [...] }
class Trans { char event; [...] }
class FS extends State { [...] }

AST Classes















Visitor Pattern



## **Challenges of** *Modular* **Extension**

- How to extend (syntax and semantics of) DSLs
  - 1. Without anticipating the extension
  - 2. Without modifying or duplicating existing code
  - 3. While ensuring type safety






# The REVISITOR Pattern

### **Revisitor** *Interface*

Maps syntactic objects to abstract semantic types

```
interface FsmRev<M, S, F extends S, T> {
    M machine(Machine it);
    S state(State it);
    F fState(FState it);
    T trans(Trans it);
}
```






### **Revisitor** *Interface*

Maps syntactic objects to abstract semantic types

```
interface FsmRev<M, S, F extends S, T> {
    M machine(Machine it);
    S state(State it);
    F fState(FState it);
    T trans(Trans it);

    default M $(Machine it) { return machine(it); }
    default F $(FState it) { return fState(it); }
    default T $(Trans it) { return trans(it); }
    default S $(State it) {
        if (it instanceof FState)
            return fState(it);
        return state(it);
    }
}
```






## **Revisitor** Implementation


Implements the semantic objects

```
interface Pr { String print(); }
interface PrintFsm extends FsmRev<Pr, Pr, Pr, Pr> {
  default Pr machine(Machine it) {
   return () -> it.name + ":\n" +
                it.states.map(s -> $(s).print());
  }
  default Pr state(State it) {
   return () -> /* print a state */;
  }
  default Pr fState(FState it) {
   return () -> /* print a final state */;
  }
  default Pr trans(Trans it) {
   return () -> /* print a transition */;
  }
}
```





#### **Modular Extension with Revisitors**






#### **Modular Extension with Revisitors**


```
interface GuardFsmRev<M, S, F extends S, T, G>
    extends FsmRev<M, S, F, T> {
        G guard(Guard it);
        default G $(Guard it) { return guard(it); }
}
```

Extend the (existing) mapping





### **Modular Extension with Revisitors**




#### Extend the (existing) semantics



## ALE: the Action Language for EMF

```
open class Machine {
  def String print() {
    String ret = "";
   for (State s in self.states)
     ret = ret + $[s].print();
   return ret:
  }
}
open class State {
  def String print() { /* ... */ }
}
open class FinalState {
  def String print() {
    return "*" + $[super].print();
  }
}
open class Transition {
  def String print() {
    return self.event + "=>" + self.tgt.name;
  }
}
```

Printing FSMs in ALE





[EclipseCon'17] EcoreTools Next: Executable DSL made (more) accessible



https://tinyurl.com/ale-ecore



#### Wrap-up

- The story so far
  - Independent and modular extensibility of syntax & semantics
  - With incremental compilation, without anticipation
  - Applicable in any "mainstream" OO language
  - The ALE language, soon<sup>™</sup> in Eclipse, makes it user-friendly
- What's next?
  - Separate compilation is the first step towards language components
  - Off-the-shelf language components have explicit provided & required interfaces
  - Pick, assemble, and customize language components to create new DSLs





